This paper proposes a novel control method for a multi-output switched-resonant converter. Output voltage can be regulated against variations in the supply voltage and load by controlling the voltage of the resonant capacitor (pulse amplitude control). Precise control is possible when pulse amplitude control is combined with pulse number control. The converter is analyzed, and design considerations are explained by using examples. Control implementation is described and load regulation and ripples are analyzed by simulation and hardware results. The topology is modified to obtain an additional negative output without any additional hardware other than a diode. The analysis of such a triple output converter with two positive outputs and one negative output is conducted and confirmed. The topology and control scheme are scalable to any number of outputs.
I. INTRODUCTION
Multiple-output converters are a category of converters wherein many different output voltages are obtained from a single converter. However, some parts of the converters are common for all outputs. This setup minimizes the total hardware count. If a forward or fly back converter is used, the primary winding of the transformer is common, but separate secondary windings are used for each output. This common primary winding reduces the reactive component in the converter, thus minimizing size, weight, and cost. Non-isolated versions have several types of single inductor and multiple-output converters (SIMO), wherein the source side inductor is common for all outputs.
Such multiple-output converters are required in a wide variety of applications. For example, a typical personal computer requires several different power supplies for the motherboard, hard disk, CD drive, cooling fan, and so on. Choosing the correct supply voltage for a specific load enhances the performance and improves the efficiency of the device by minimizing losses.
The key issue regarding multiple-output converters is the regulation of various outputs against varying supply voltages and loads with minimal hardware and minimal stress on the components. Any variation in the load of one output, apart from influencing its own output voltage, also influences the voltages of other outputs. This cross regulation is another important consideration. Previous literature describes numerous possible configurations for multiple-output converters, which can be broadly divided into isolated and non-isolated converters [1] - [15] . For non-isolated converters, many configurations of SIMO converters have been proposed. A new family of switched-resonant converters has been proposed in [14] , [15] . A resonant tank is repeatedly charged from the supply and is successively discharged into each output in a cyclic manner. Switches are turned OFF at zero current to minimize switching losses. Virtually no cross regulation exists between the outputs because of the discontinuous nature of the inductor current after the power discharge into each output. However, by the nature of this topology, power is transferred to the load in discrete units only, thus making the precise and continuous regulation of load voltage difficult.
In this study, a new control scheme is proposed to regulate the output voltage against load or supply variations. The voltage of the resonant capacitor is varied as needed to regulate the output voltage. This process can be performed in a continuous manner, thus enabling precise regulation. The modified topology has the additional advantage of obtaining an additional negative output without the need for an additional switch. Hence, any positive or negative output voltage can be obtained and tightly regulated. The converter is analyzed, and the simulation and hardware results confirm the concept and analysis. This paper is organized as follows. Chapter 2 explains the principle of operation of the converter and different existing methods of control. Chapter 3 discusses the proposed control method and the steady state analysis. Chapter 4 explains the design considerations. The control implementation strategy is discussed in Chapter 5. Chapter 6 presents the simulation and hardware results for the chosen converter. Chapter 7 discusses a converter modification that can generate an additional negative output with only an extra diode. Chapter 8 concludes.
II. PRINCIPLE OF OPERATION
Before explaining the proposed control method, the existing topology is briefly described and the control mechanism by frequency and pulse number variations is examined in this chapter. The switching devices are assumed ideal. Fig. 1 shows a dual-output switched-resonant converter with switches S1, S2, and S3. The switches turn ON and OFF at zero current. D1, D2, and D3 prevent conduction in the opposite direction through the body diodes of the switches. When S1 is initially OFF, the supply Vs, Lr, and Cr form an oscillatory circuit. A half cycle later, the current returns to zero and S1 is turned OFF at ZCS. The voltage across the capacitor is approximately twice the supply voltage. After a small dead time, S2 is turned ON and the stored energy in the capacitor discharges into the load through the oscillatory circuit Cr, Lr, S2, and load R1 (parallel with the filter capacitor C1). A quarter cycle later, the voltage across the resonant capacitor becomes V1 (the voltage of the first output) and inductor current is at negative maximum. When the capacitor voltage becomes zero, the diode Da becomes forward biased. The capacitor Cr is now bypassed and the inductor current discharges into the load linearly since the load voltage is almost constant. S2 is turned OFF at ZCS after the discharge is complete. The above cyclic process repeats for the second output with the charging of the resonant capacitor Cr and discharging into the second output R2 (parallel with the filter capacitor C2).
A. Frequency (or dead time) Control
The energy stored in the capacitor at the end of the charging period is as follows: By equating the energies, we obtain the following:
which indicates that C r is proportional to the required output power 
B. Pulse Number Control
For a converter with two outputs, given that C r is common for both the outputs and T s encompasses both outputs,
implies that both outputs should have the same power. This constraint can be overcome by pulse number control, that is, a two-output converter should have n1 power pulses for the first output and n2 power pulses for the second output within each switching cycle. The equation for the capacitor is modified as follows:
and the ratio of the output powers is the same as n1/n2. The times allocated for each output within a switching cycle are also in the same ratio. The values of n1 and n2 can be varied independently within the overall T s , thus preventing cross regulation. For example, if a dual-output converter has two outputs of 30 and 40 W, three and four power pulses will exist in the first and second outputs, respectively. The power of each pulse will be 10 W. The disadvantage of this method is that power and voltage can only be controlled in discrete values and intermittently. A supply of 8 and 15 pulses to the first and second outputs, respectively, may not be practical in every switching cycle at a power pulse of 5 W if the powers to the two outputs are 40 and 75 W. The proposed control 
III. PROPOSED CONTROL METHOD
In Equation ( (2) in a general form, we obtain the following:
(3) Hence, for a particular T s and load resistance R1, the resonant capacitor voltage can be controlled to regulate V 1 . The modified topology that enables this variation is shown in Fig.  2 . The diode D a is replaced with a switch S0(typically a MOSFET because ZVS is possible during turning ON and OFF). When S1 and S0 are turned ON, the current through the resonant inductor L r increases linearly. When S0 is opened, the stored energy in the inductor completely discharges into the resonant capacitor Cr. The voltage across the resonant capacitor at the end of this discharge depends on the initial 'ON' duration of switches S1 and S0. Hence, by controlling this duration, the voltages of the resonant capacitor and the output can be continuously controlled.
The different modes of operation and the steady state analysis are described below. Fig. 3 shows the waveforms of the gate voltages, inductor current I(Lr), and resonant capacitor voltage (Vcr). Fig. 4 shows the circuit during each operating mode.
Mode 1:
All switches are initially in OFF states. At t = 0, S0 and S1 are turned ON. S0 is turned ON with both ZVS and ZCS, and S1 is turned ON with ZCS. The supply voltage V s appears across the resonant inductor Lr, and the inductor current rises linearly. At t = t a , the current becomes the following: 
The initial current is i(t = 0) = I 1 . By solving the above equation, we obtain the following:
i(t) can be rewritten as follows: 
By substituting I 1 from Eq. (4), we obtain the following: 
From Eq. (10), the following expression is obtained:
For zero current switching, the current should be allowed to reach zero. From Eq. (10), the current becomes zero at 
Given that
The variations in gain, V cr0 / V s , and tan t w a = with "t" is shown in Fig. 5 
)
where the negative sign indicates that the current is in the opposite direction, and t = 0 corresponds to the beginning of this mode. The corresponding voltage across the capacitor is
After a quarter cycle, at t = t 3 and ωt 3 = π/2 (Fig. 12b) , the following is obtained:
and 1 V V cr = . Depending on the load, V cr = 0 at t = t 4 . The corresponding inductor current at t = t 4 can be obtained from Eqs. (18) and (22) as follows:
Mode 5: At t 4 , the voltage across the capacitor is zero and attempts to become negative. This is prevented by body diode of S0, which is now forward biased. The inductor current now discharges linearly, and the duration from (19) is given by :
Given that the inductor current at the end of Mode 5 at t = t 5 is zero, dI = the value of I Lr at t 4 . Hence, we obtain the following from Eq.(21):
The mode ends after the linear discharge when the current becomes zero at t 5 . After a small dead time, Modes 6 to 10 are implemented as a repeat of Modes 1 to 5 and feed power to the second output. The switching cycle is completed at the end of Mode 10.
IV. DESIGN CONSIDERATIONS
By choosing the resonant half-cycle duration t 1 based on device considerations and given that ωt 1 = π, ω can be found. The dead times in Mode 3 and at the end of Mode 5 are allowed to be 10% of the charging time t1. Let D be the duty ratio. Depending on the power levels of the two outputs, we decide on the power to be transferred in each output pulse. For example, if the power levels are 15 and 25 W, each output power pulse could be 10 W, corresponding to α = 0. The first and second outputs have one power pulse and two power pulses, respectively. "α" should be adjusted for the two outputs such that 10 and 20 W becomes 15 and 25 W, respectively. When α = 0° and V cr0 = 2V s for a single output converter and given that 1 t p w = , the total time duration from Modes 1 to 5 including the dead times is :
By knowing ω, T s can be obtained. From Eq. (2), we obtain the following:
(26) For a particular supply voltage, C r is proportional to the required output power V1 2 /R1 and the switching time T s . By knowing T s , C r can be obtained. By knowing ω and C r , L r can be obtained as follows:
(27) For a dual-output converter, if T s is divided equally between the two outputs, the right-hand side of Eq. (25) The filter capacitor values are chosen based on ripple considerations. If each output is allocated at 50% of time T s , the following is obtained:
where p is the percentage of permitted ripple. The design considerations are explained by using the example shown below. The specifications of the chosen converter are shown in Table I . The powers of the first and second outputs are less than 1 W and more than 1 W, respectively. By assuming a basic power pulse of 0.75 W for α = 0, the additional power for the two outputs can be obtained by varying α. The resonant half-cycle time t 1 is chosen as 10 µs. ωt 1 = π, from which, ω = 0.3142*10 6 rad/sec.
By using the second output as reference and the right side of Eq. (1.25) as 
V. CONTROL IMPLEMENTATION
The schematic for the control of the converter is shown in Fig. 6 , and the corresponding power circuit is shown in Fig. 7 . Vg0, Vg1, Vg2, and Vg3 correspond to the gate signals of MOSFETs S0, S1, S2, and S3, respectively, and Vf1 and Vf2 are the feedback signals from the outputs.
The output voltage is continuously controlled by varying the resonant capacitor voltage. This resonant capacitor voltage is then controlled by the peak value of the inductor current in Mode 1 when S0 and S1 are ON. The setpoint of the required output is compared with the actual output and the error is passed through a PI controller and a limiter block. The output of this limiter block corresponds to the required value of the inductor currrent. Given that the current in the inductor charges linearly during Mode 1, "time" can be used as the controlling parameter instead of current, thereby making current sensing unnecessary. Similar to the "peak current mode control," a running clock generator sets a flip-flop periodically at the beginning of each clock cycle. The frequency of the clock generator corresponds to the required switching frequency of the converter. The output of the flip-flop drives the gate of S0. A time ramp is generated from the instant of the positive edge of the clock. When the output of the time ramp exceeds the output of the limiter block, the flip-flop is reset and S0 is turned OFF. Given that the same exercise has to be repeated for the second output, the outputs of the corresponding flip-flops are "OR"ed and given to the gate of S0. S1 is turned ON twice per cycle and once for each output to charge the resonant capacitor. S2 and S3 are turned ON once per cycle to discharge the energy from the resonant capacitor to the outputs. The ON durations of S1, S2, and S3 depend on the design parameters to ensure discontinuous conduction. A stabilizing ramp can be added if required.
VI. SIMULATION AND HARDWARE RESULTS
The simulation results for the converter with the specifications shown in Table I are discussed below. The output voltages, resonant inductor current, and resonant capacitor voltage at the specified supply of 24 V and load resistances of 150 and 22 Ω are shown in Fig. 8a . The corresponding waveforms when the supply voltage is changed to 15 V with the same load resistances is shown in Fig. 8b . Given the reduced supply voltage, the duration of initial charging in Mode 1 increases to supply the required energy. The waveforms for a supply of 24 V and the load resistances of the two outputs changed to 180 and 15 Ω are shown in Fig. 8c . The reduced power requirement of Output 1 and the increased power requirement of Output 2 are reflected in the current and voltage waveforms. In all cases, the output voltages are tightly regulated.
To achieve load regulation, the load resistance of the first output is changed from 30 Ω to 180 Ω in increments of 30 Ω. The corresponding output voltages and output currents are shown in Fig. 9(a) . Table II shows the average, maximum, and minimum voltages for each load. The load resistance of the second output is similarly changed from 10 Ω to 30 Ω in increments of 5 Ω. The corresponding output voltages and output currents are shown in Fig. 9(b) . Table III shows the average, maximum, and minimum voltages for each load. The load voltages are tightly regulated for such a wide variation. The ripple in the output (Tables II and III) is observed to be 2% or less. The effect of sudden load variation and the corresponding transients are illustrated in Figs. 10a and 10b. Fig. 10a shows the effect of a sudden change in the first output load from 120 Ω to 60 Ω and then back to 120 Ω. Fig. 10b shows the effect of a sudden change in the second output load from 20 Ω to 10 Ω and then back to 20 Ω again. In both cases, the transient variation in the output during the load change is minimal. Furthermore, cross regulation is virtually negligible because the other output is completely unaffected.
Control range: Control of the output voltage is only possible when α > 0°. If either load resistance or supply voltage is high, the output may exceed the set value even at α = 0° and control is lost. If either supply voltage or load resistance is low, the charge and discharge times of the resonant inductor will increase and the current may not reach zero before the beginning of the next cycle. Hence, the design must consider the worst-case values of the load and supply voltage.
Hardware results: The hardware implementation is performed by using a Xilinx Spartan 3 FPGA kit operating at 20 MHz with a XC3S250E FPGA processor. The specifications for the hardware model are same as the specifications in Table I . One pulse is present in Outputs 1 and 2 per cycle. IRF 840 is the switching device, and BYQ28E is the blocking diode. A 20 MHz clock frequency corresponds to a clock time of 50 ns. The total time is 3000 clocks.
The inductor current, resonant capacitor voltage, and output voltage waveforms are shown in Figs. 11a to 11c. The waveforms show that the level of resonant capacitor voltage and the peak charging current differ for each of the two outputs while satisfying the output requirements.
Given the ZCS operation of the switches, switching losses are largely minimized. However, efficiency is around 70% to 75% because of the presence of the reverse blocking diodes and because the converter has low power and voltage. If switches without body diodes are used, the reverse blocking diodes are not required and efficiency improves to 80% to 85%. 
VII. OBTAINING AN ADDITIONAL NEGATIVE OUTPUT
The topology discussed above can be easily adapted to obtain an additional negative output without any additional switches. Only a decoupling diode is required additionally. A triple output converter with two positive outputs and an additional negative output is shown in Fig. 12a . The corresponding waveforms of the inductor current and the resonant capacitor voltage are shown in Fig. 12b . The additional modes of operation for the third negative output are shown in Figs. 12c and 12d .
Output voltages V1 and V2 are obtained in the manner mentioned above. The third output V3 with a negative polarity works like a buck-boost converter in discontinuous conduction mode. When S0 and S1 are ON, the resonant inductor Lr is charged linearly because the voltage across the inductor is the supply voltage Vs. When S1 is turned OFF, the stored energy in the inductor is transferred to the third output through diode D4. The current decreases linearly because the voltage across the inductor is the third output voltage (which is negative).
The output voltage of this negative third output can be regulated by controlling the ON duration of S0 and S1 to charge the inductor Lr. A MOSFET is used as switch S0 since it has zero voltage switching both during ON and OFF switching. However, for the negative output, S1 does not have zero current switching when switched OFF. During power transfer in the linear discharge mode for the positive outputs, the body diode of S0 carries the current and performs the function of diode Da in Fig. 1 .
The analysis of this converter shows that two additional modes exist for the negative output in addition to the ten modes of operation discussed for the positive outputs above. These two modes can be present anywhere in the switching cycle. In this study, these two modes are present at the end of the cycle. Mode 11: Once S0 and S1 are turned ON, the resonant inductor Lr is charged linearly because the voltage across the inductor is the supply voltage Vs. The rate of increase in the current is given by the following:
At t = t b , the current reaches the following value:
Mode 12: S1 is turned OFF and the stored energy in the inductor is transferred to the third output through diode D4. The current decreases linearly because the voltage across the inductor is the third output voltage (which is negative). The rate of decrease in the current is given by the following: 
The output voltage of this negative third output can be regulated by controlling the ON duration of S0 and S1 in Mode 11 to charge the inductor Lr (i.e., t b ). Given that the outputs are time multiplexed and the inductor is fully discharged into each output during its cycle, no cross regulation occurs.
The energy stored in the inductor at t = t b in Mode 11 is completely transferred to the filter capacitor of the third output in Mode 12. The filter capacitor supplies power to the load at other times. By considering energy balance, the following is obtained: 
By substituting for I p from Eq. (31), we obtain the following: 
Given that Lr and T s are fixed because of other positive outputs, t b can be adjusted for each change in Vs and / or R3 to maintain V3 at the required value. t b can be obtained as follows: 
Hence, the resonant inductor is charged for a duration of t b seconds in Mode 11 in every switching cycle, and this power is discharged into the third output for a duration of t c seconds in Mode 12 ( Fig. 8(b) ).
The specifications for hardware validation are shown in Table 4 . A full switching cycle consists of a charge/discharge sequence for each of the positive outputs and an inductor charge/discharge sequence for the third negative output.
However, to achieve the required power for the third output, a single inductor charge/discharge sequence for the third negative output results in an inductor current that is greater than the corresponding positive output. Hence, to limit the peak value of the inductor current, the charge/discharge sequence for the third output is done twice per cycle.
The resonant inductor current and output voltage waveforms are shown in Fig. 13 . The hardware setup is shown in Fig. 14 . 
VIII. CONCLUSIONS
This study proposes a novel control scheme for a switched-resonant converter that is capable of achieving and regulating any combination of output voltages (both positive and negative). An additional negative output is achieved with the addition of only one diode. The topology is scalable to any number of outputs by adding a switch to each additional output. Steady state analysis is performed for the proposed converter, and the design considerations are explained. The simulation results and hardware implementation are validated by using an FPGA system.
